Total No. of Printed Pages:3

## SUBJECT CODE NO:- B-2146 FACULTY OF SCIENCE & TECHNOLOGY

**B.Sc. T. Y.** (Sem-V)

## Examination November/December- 2022 Electronics Paper- XVI 8085 Interfacing-I

[Time:	30 Hours] [Max. Mark	s: 50
	"Please check whether you have got the right question paper."	
N.B	<ul><li>i) Attempt all questions.</li><li>ii) Illustrate your answer with suitable labeled diagram.</li></ul>	N. C.
Q. 1	Explain use of decoder for chip select logic. Give the procedural steps and logic design to interface 2K byte of memory to 8085 microprocessor with starting address 8000H using 3:8 decoder.  OR	20
	Enlist any five features of 8255 PPI. Draw the block diagram of 8255 PPI and explain function of each block in detail.	20
Q. 2	Write any five features of 8251 USART. Draw the block diagram of 8251 USART and write use of signals associated with each block.  OR	20
CHEST SOFT	<ul> <li>Write short notes (any four)</li> <li>a) Procedure and logic diagram to demultiplex address and data bus in 8085 microprocessor.</li> <li>b) Working of mode 1 of 8255 PPI</li> <li>c) Transmission section of 8251 USART</li> <li>d) Read / Write control logic in 8255 USART.</li> <li>e) I/O mode control word format of 8255 PPI</li> <li>f) Generation of memory &amp; I/O read/write signals in 8085 microprocessor.</li> </ul>	20
Q.3	Attempt the following by selecting correct answer.  1) BSR mode of 8255 PPI is for  (a) Port A  (b) Port B  (c) Port C  (d) Port A and Port B	10

	B-2146
2)	ALE signal is used to latch
-/	(a) Data
	(b) lower byte of address
	(c) higher byte of actress
	(d) lower & higher bytes of address
3)	cs pin of the device is used for
	(a) to read data
	(b) Write data
	(c) Select device for read / write
	(d) none of the above
4)	Number of I/O modes of 8255PPI are
'/	(a) 3
	(b) 4
	(c) 6
	(d) 8
5)	
	(a) Port B lower
	(b) Port B upper
	(c) Port C lower
	(d) Port C upper
6)	The internal bus of 8251 USART is of bit.
, ,	(a) 4
	(b) 6
	(c) 8 & & & & & & & & & & & & & & & & & &
	(d) 10
7	G: 10 C 1 L COST NGAPT
7)	Signal is for modem control block of 8251 USART.
	(a) RTS (b) PyD
	(b) RxD (c) RxC
	$\begin{array}{c} (c) \ \overline{KXC} \\ (d) \ \overline{RD} \end{array}$
	(u) NB
8)	signal is for Read / Write control block of 8251 USART.
-,	(a) DTR
	(b) $\overline{\text{DSR}}$
	(c) $\overline{WR}$
	(d) TxD

9)	3:8 demultiplexer has	input data	lines.
	(a) 1	3,	

- (b) 2 (c) 4
- (d) 8

10) For selection to control word register in 8255 PPI, the address line  $A_1A_0$  should be

- (a) 00 (b) 01 (c) 10 (d) 11