Examination October 2020

B.Sc. S.Y (Sem-III)

2212B Electronics Paper-VIII (B) 8085 Microprocessor - I Time: One Hour Max. Marks: 25 Instructions • Solve any 25 questions from Q.1 to Q.30 1 8085 microprocessor is an ---- bit microprocessor. (C)16 (D)32 (A)4 2 8085 microprocessor can accept or provide ---- bit data lines. (A)32(C)8 (D)20 3 Status signals of 8085 microprocessor are-----(C)ALE (D)all of these (A) S_0 (B) S_1 4 If an operation in ALU results is zero then ----- flag is set. (C)Parity (D)zero 5 In Intel 8085 microprocessor ALE signal is made high to-(A)Enable the data bus to used as low (B)To latch data D0-D7 from data bus (C)To disable data bus (D)All of the above order address bus 6 In a 8085 microprocessor, the address of the next instruction is executed in---(A)Stack pointer (B)Stack pointer (C)program counter (D)general purpose register 7 What are level triggering interrupts? (A)INTR and TRAP (B)RST 6.5 and RST 5.5 (C)RST 7.5 and RST 6.5 (D)All of these 8 The frequency of the driving network connected between pins 1 and 2 of 8085 microprocessor is----(A)twice the desired frequency (B)equal to desired frequency (C)four times the desired frequency (D)half the desired frequency 9 DMA request signals of 8085 microprocessor is ----(B)HLDA (C)TRAP (D)Both a and b 10 ---- pin is used for VCC in 8085 microprocessor. (D)14 (A)20 (B)40 (C)5 11 The multiplexer has ----(A)one input and many output (B)many input and one output (C)both a and b (D)none of these 12 IC 74138 can be used as----(D)1:16 line decoder (A)2:4 line decoder (B)1:4 line decoder (C)3:8 line decoder 13 Instruction SHLD Address describes (A)Load accumulator direct to memory (B)Load HI pair direct from memory (C)Store HL pair direct in memory (D)Store accumulator direct to memory 14 8085 microprocessor provides---- instruction. (C)80 (D)96 15 Which of the following symbol is used to indicate the decision in flowchart? (B)diamond (A)parallelogram (D)rectangle (C)arrow 16 The arithmetic group of instructions perform the ----- operations. (A)addition (B)subtraction (C)increment (D)all of these 17 The addressing modes of 8085 microprocessors are-----. (A)immediate addressing (C)indirect addressing (D)all of these (B)register addressing 18 The addressing mode of instruction MOV A, M is ----(A)register addressing (B)direct addressing (C)indirect addressing (D)immediate addressing 19 After execution of instruction MOV A, B, ---- is modified. (A)carry flag (B)zero flag (C)sign flag (D)none of the flag 20 Which of the following instruction exchange the content of HL with DE pair? (A)LDAX (B)XCHG (C)STAX (D)LDA 21 After addition of two 8-bit numbers, the result is stored in-----(B)memory (C)accumulator (D)ALU 22 The conditional jump instructions are---(A)JPO (B)JNZ (C)JP (D)all of these 23 The addition of 49 H and 56 H is (A)9F H (B)9C H (C)9B H (D)9A H 24 The basic structure which forces the CPU to repeat a sequence of instruction is-----(A)program instruction (B)program loop (C)program opcode (D)program data

(C)loop control section

(C)both a and b

(D)concluding section

(D)none of these

25 Which section of program loop updates counters and pointers for the next iteration?

(B)HLT

(B)Processing section

(A)Initialization section

(A)NOP

26 The stack and machine control group instruction is

Examination October 2020

27 In register addressing mode, the operand is stored in

(A)8-bit general purpose register (B)16 bit general purpose register (C)SI and DI (D)all of the above

28 Temporary registers in 8085 are

(A)B and C (B)D and E (C)H and L (D)W and Z

29 LXI H, 2000H is---- bytes instruction.

(A)One (B)Two (C)Three (D)None of these

30 Instruction SHLD Address describes

(A)Store accumulator direct to memory (B)Store HL pair direct in memory (C)Load HI pair direct from memory (D)Load accumulator direct to memory