Examination October 2020

B.Sc. T.Y (Sem-VI)

2068B Electronics Paper- XX (602) B) 8085 Interfacing-II

Time: One Hour Max. Marks: 25

instruction

• solve any 25 questions from Q.1 to Q.30

1 The number of counters that	are present in the programmable time	er device 8254 is	
(A) 1	(B)2	(C)3	(D)4
2 In mode 2, if N is loaded as the	he count value, then after (N-1) cycle	es, the output becomes low for	
(A) 1 clock cycle	(B)2 clock cycles	(C)3 clock cycles	(D)4 clock cycles
3 In control word format, if RL	1=1, RL0=1 then the operation perfo	ormed is	
(A) read/load least significant byte only	te (B)read/load most significant byte only	e (C)read/load LSB first and then MSB	(D)read/load MSB first and then LSB
4 The programmable timer dev	ice (8253) contains three independer	nt bit counters.	
(A)8	(B) 16	(C)20	(D)32
5 The specialty of the 8253 cou	inters is that they can be easily read	on line without disturbing the	input to the counter.
(A)GATE	(B)CLK	(C)OUT	(D)WR
6 In control word format, if RL	1=1, RL0=1 then the operation perfo	ormed is	
(A) read/load least significant bytonly	te (B) read/load most significant byte only	e (C)read/load LSB first and then MSB	(D)read/load MSB first and then LSB
7 If the count loaded is odd the	first clock cycle pulse decrement by	resulting in an even cou	unt value.
(A) 0	(B) 1	(C)-1	(D)None of these
8 In control word register form	at counter 1 is selected when D7 is_	and D6 is	
(A) 0,0	(B)0,1	(C)1,0	(D)1,1
9 When RL1 is 0 and RL2 is 1,	which operation is selected		
(A) Counter Latching Operation	(B) Read/ Load LSB only	(C)Read/ Load MSB only	(D)Read/ Load LSB first and then MSB
10 In control word register form	at counter 0 is selected when SC1 is	and SC0 is	
(A) 0,0	(B)0,1	(C)1,0	(D)1,1
11 In direct memory access mod	e, the data transfer takes place		
(A) directly	(B) indirectly	(C)directly and indirectly	(D)none of the mentioned
12 In 8257 register format, the se	elected channel is disabled after the	terminal count condition is reached	when
(A) Auto load is set	(B) Auto load is reset	(C)TC STOP bit is reset	(D)TC STOP bit is set
13 The pin that disables all the Γ	OMA channels by clearing the mode	registers is	
(A)MARK	(B)CLEAR	(C)RESET	(D)READY
14 The pin that strobes the higher	er byte of the memory address, gener	rated by the DMA controller into the	ne latches is
(A)AEN	(B) ADSTB	(C)TC	(D)None of the mentioned
15 In control word register form	at counter 1 is selected when D7 is_	and D6 is	
(A) 0,0	(B)0,1	(C)1,0	(D)1,1
16 The number of clock cycles r	required for an 8257 to complete a tra	ansfer is	
(A)2	(B)4	(C)8	(D)none of the mentioned
17 The register of 8257 that can	only be written in is		
(A) DMA address register	(B) Terminal count register	(C)Mode set register	(D)Status register
18 The DMA differs from the in	terrupt mode by		
(A) The involvement of the processor for the operation	(B) The method accessing the I/O devices	(C)The amount of data transfer possible	(D)Both a and c
19 The DMA controller has	registers		

Examination October 2020

(A)4	(B)3	(C)2	(D)1	
20 The technique where the control	oller is given complete access to ma	ain memory is		
(A) Cycle stealing	(B) Memory stealing	(C)Memory Con	(D)Burst mode	
21 The number of hardware interr	rupts that the processor 8085 consis	ts of is		
(A) 1	(B)3	(C)5	(D)7	
22 The interrupt control logic				
(A) manages interrupts	(B) manages interrupt acknowledge signals	(C)accepts interrupt acknowledge signal	(D)all of the mentioned	
23 Once the ICW1 is loaded, then	the initialization procedure involve	es		
(A) edge sense circuit is reset	(B)IMR is cleared	(C)slave mode address is set to 7	(D)all of the mentioned	
24 The pin that strobes the higher byte of the memory address, generated by the DMA controller into the latches is				
(A)AEN	(B)ADSTB	(C)TC	(D)None of the mentioned	
25 8259 manage interrupt req	uests			
(A)2	(B)4	(C)6	(D)8	
26 To write command word into I	CW1 register A0 pin should be at l	ogic		
(A)0	(B) 1	(C)2	(D)-1	
27 If ADI = 1 gives spacing between two successive ISR will be bytes				
(A)4	(B)6	(C)16	(D)64	
28 command is used to pro	gram higher byte of ISR address in	8085 mode		
(A)ICW1	(B)ICW2	(C)ICW3	(D)ICW4	
29 fully nested mode when SFNM	[=			
(A)0	(B) 1	(C)2	(D)-1	
30 For reset special mask ESMM=	= and SMM=			
(A)0,0	(B)0,1	(C)1,0	(D)1,1	